FACOLTA' DI INGEGNERIA       Universita' di Pavia
Home
  Didattica > Insegnamenti1415 > Circuits and systems for wireline communications Translate this page in English
Organizzazione e Sedi
Immatricolarsi ai C.d.L.
Immatricolarsi ai C.d.L.M.
Orientamento
Didattica
Prenotazione Aule
Master
Esami: Iscrizioni online
Ricerca Scientifica
Servizi
Rapporti con Imprese
Tirocini didattici
Eventi e Iniziative
Bandi e Offerte lavoro
Esami di Stato
Mobilità/Erasmus
Rapporti di riesame
Assicurazione Qualità
Guida dello Studente
Scorciatoie
Cerca nel sito
Circuits and systems for wireline communications

Insegnamento Anno Accademico 14-15

Docente/i: Andrea Mazzanti  

Denominazione del corso: Circuits and systems for wireline communications
Codice del corso: 504443
Corso di laurea: Electronic Engineering
Sede: Pavia
Settore scientifico disciplinare: ING-INF/01
L'insegnamento è caratterizzante per: Electronic Engineering
Crediti formativi: CFU 6
Sito web del corso: n.d.

Obiettivi formativi specifici

The course is planned for students interested in deepening the knowledge of advanced IC design and in particular addresses the main aspects that concern realization, in CMOS technology, of electronic interfaces for very high speed base-band digital communications. Applications span from computer interfaces (processor-to-memory, processor-to-peripherals…) to wired and optical communications at speed exceeding 10Gbit/sec. The course will cover the transceivers architectures and building blocks, starting from a behavioral description of the functionality up to the schematics and circuit design for the realization. More specifically, the students will learn the key aspects of signal integrity, wide band amplification techniques, high speed equalizers and systems for clock generation and recovery (PLL, DLL, CDR). Many practical activities (laboratory) are planned. The students will gain the competences required for system planning and to design the main building blocks for high speed communications over cable and optical channels.

Programma del corso

Binary signals and transmission channels
Properties of the random binary signals. Effects of noise, jitter and bandwidth limitations. Characteristics and limitations of wired channels (attenuation, reflections, dispersion, noise and cross-talk) and optical channels (lasers, photodiodes, single- and multi-mode fibers)

Amplifiers and drivers
Drivers for wireline and semiconductor lasers. Trans-impedance amplifiers, programmable-gain amplifiers, limiters, high-speed comparators. Broad-band circuit techniques: inductive-peaking, Cherry-Hopper amplifier, distributed amplification.

Channel equalization
General concepts and system analysis. Fully analog and mixed-signal equalizers (Transmitter pre-emphasis, Feed-forward Equalizers, Decision-Feedback equalizers). Circuit topologies for very high speed. Adaptation algorithms e techniques.

Generation and recovery of the clock signals
General concepts and system analysis. Phase Locked Loops, Delay Locked Loops. Phase detectors for random binary signals, phase interpolators. Architectures of Clock and Data Recovery. Circuit design for highly integrated solutions.

Laboratory
Programming language for the behavioral description of analog circuits: Verilog-A. Behavioral simulation of a complete transceiver for Gbit/sec communications. Circuit design of the key building blocks with CMOS technology.

Prerequisiti

Analog integraded circuits design, Electrical communications, Electromagnetic fields

Tipologia delle attività formative

Lezioni (ore/anno in aula): 45
Esercitazioni (ore/anno in aula): 0
Attività pratiche (ore/anno in aula): 0

Materiale didattico consigliato

Slides and lecture notes will be distributed.

W. J. Dally , J. W. Poulton. Digital Systems Engineering. Cambridge University Press.

B. Razavi. Design of Integrated Circuits for Optical Communications. McGraw-Hill.

S.H. Hall and H. L. Heck. Advanced Signal Integrity For High-Speed Digital Designs. John Wiley & Sons.

Modalità di verifica dell'apprendimento

A lab. project will be assigned to each student. The discussion of the achieved results will be the basis of the oral examination. The examination will continue with a discussion around all the topics of the course.

Copyright © Facoltà di Ingegneria - Università di Pavia